SoftIP IP Group of Alphawave IP
SoftIP IP Group of Alphawave IP

100G Ethernet MAC/RS

EN
CN

The Precise-ITC CGMAC-PCS-Lite IP core consists of the CGMAC core and the CGPCS-Lite core. It is an excellent solution to the 100G Ethernet over OTN application.

The CGMAC is an implementation of IEEE 802.3-2018 compliant to MAC and RS layers. The CGMAC supports MAC function, MAC control function with PAUSE frame and RS function according to Clause 2-4, 31, Annex 31A/B, and Clause 80-81 of the IEEE 802.3-2018. CGMAC core can be used in switch, interface card or can function as statistic performance monitoring (as MAC/RS monitor). For complete Ethernet application, the CGMAC seamlessly integrates with Precise-ITC PCS/PMA cores.

The CGPCS-Lite core interfaces with CGMII and Serialized PCS signal. It does not have the MLG function. In a typical Ethernet application, the CGPCS-Lite connects to PCS-MLG/PMA on the server side to form a complete PCS layer function for Ethernet. However, for OTN application, the CGPCS-lite converses with the CGMII signal (of CGMAC) to and from the “serialized PCS-R” signal from the OTN Core. 

The CGPCS-Lite core performs the 66/64B encoding/decoding, alignment marker insertion/removal and PCS block sync function between the CGMAC and the OTN core. The CGPCS-Lite is fully compliant to ITU G.709 Annex E and IEEE 802.3-2018 Clause 82.

The following shows a block diagram of the CGMAC-PCS-Lite IP core.

The CGMAC-PCS-Lite IP core contains the following major functional modules:

  1. CGMAC core – performs MAC layer function, MAC control layer function and the RS layer function of IEEE 802.3-2018 (Clause 2-4 & 81).
  2. CGPCS-Lite – performs the PCS-R (66/64 coding) and PCS block sync function of the IEEE 802.3-2018 Clause 82.
  3. CPU local master – it acts as CPU slave to an external CPU for register access and it also acts as register bridge.
  4. MDIO slave – it provides an alternative register access for the core. (Optional)
  • TX FCS insertion
  • TX MAC control frame generation
    • Unicast/Multicast PAUSE frame generation by MAC client or by software
    • Software configurable PAUSE quanta
  • TX Performance Monitoring and Statistics
    • Byte count
    • Frame count
    • PAUSE frame count
    • Multicast frame count
    • Unicast frame count
    • Frame count statistic for the following sized frames:
      • 64
      • 65-255
      • 256-511
      • 512-1023
      • 1024-1518
      • 1519-1522
      • 1523-1548
      • 1549-2047
      • 2048-4095
      • 4096-8191
      • 8192-9215
    • RX FCS check and removal
    • RX PAUSE frame processing and handling
    • RX Performance Monitoring and Statistics
      • Bad FCS
      • Bad Preamble
      • Byte count
      • Frame count
      • PAUSE frame count
      • Multicast frame count
      • Unicast frame count
      • Frame count statistic for the following sized frames:
        • 64 byte
        • 65-255
        • 256-511
        • 512-1023
        • 1024-1518
        • 1519-1522
        • 1523-1548
        • 1549-2047
        • 2048-4095
        • 4096-8191
        • 8192-9215
  • TX 64/66B encode
  • TX Scrambling enable/disable
  • TX IDLE removal and AM (Alignment Marker) insertion
  • RX 64/66B decode
  • RX Descrambling enable/disable
  • RX IDLE insertion and AM (Alignment Marker) deletion
  • RX Performance Monitoring and Statistics
    • 64/66B decode error
    • BER count on sync bits
    • HI_BER error
    • AM lock error count
    • BLOCK_LOCK
    • AM_LOCK
    • AM BIP errors and counts
  • MDIO slave to access PCS MDIO registers in additional to generic CPU interface

Standard Compliance

  • IEEE 802.3-2018
  • ITU-T REC-G.709/Y.1331-02/2012